

LV-PECL COMPATIBLE HIGH FREQUENCY VCXO IN LCC PACKAGE - VC75P1 Series

FEATURES

- RoHS Compliant (Pb-Free), Wide Frequency Range
- Low Phase Jitter (4 ps at 155.52MHz) with New Generation PLL Design
- Leadless Chip Carrier Ultra Small Package with Industry de facto Standard Footprint
- Wide Frequency Pulling Range, APR = ±100 ppm

SPECIFICATIONS

Frequency Range 1 MHz to 800 MHz

Input Voltage (Vcc) $B = +3.3 \text{ VDC} \pm 5\%$ Input Current100 mA MaximumControl Voltage (Vc) $+1.65V \pm 1.5V$ Storage Temperature -55°C to 125°C Frequency Stability / APR (Min) $C = \pm 50 / \pm 100 \text{ ppm}$

Temperature Range $A = 0^{\circ}C$ to $70^{\circ}C$; $B = -40^{\circ}C$ to $85^{\circ}C$

Standard Stability / Pullability CA = ±50 ppm / 0°C to 70°C, Absolute pull range (APR): ±100 ppm Minimum

Duty Cycle 1 = Tristate 60/40% symmetry; 3 = Tristate 55/45% symmetry

Output Load 50 Ohms to Vcc - 2.0V or Thevenin equivalent, Bias required

Logic "1" / Logic "0" Level Vcc - 1.025V Minimum / Vcc - 1.620V Maximum

Rise/Fall Time (Tr/Tf) 1 ns Maximum at 20% to 80% Vp-p

Start-up time 5 ms Maximum

Integrated Phase Jitter (RMS) 4 ps Maximum for fj = 12KHz to 20MHz, at 155.520MHz

Modulation Bandwidth 12 kHz Minimum at -3 dB


Linearity / Slope ±20% Maximum of best straight line fit / Positive

Input Impedance50 kOhms Minimum, fm < 10KHz</th>Setability at Fnom, 25°C $\pm 0.4 \text{V}$ for 3.3V part

Tristate Function Input (Pin#2) High (2.2V Min) or open: Output (Pin#4, #5) active Input (Pin#2) Low (0.4V Max): Output disabled in high impedance

Enable/Disable Time 100 ns Maximum

Creating a Part Number VC75P1-155M520-B C A 1



OUTLINE DRAWING

