


LV-PECL COMPATIBLE HIGH FREQUENCY VCXO IN LCC PACKAGE - VC75P2 Series

FEATURES

- RoHS Compliant (Pb-Free), Wide Frequency Range
- Very Low Phase Jitter (2 ps at 622.08MHz) with New Generation PLL Design
- Leadless Chip Carrier Ultra Small Package with Industry de facto Standard Footprint
- Frequency Pulling Range, APR = ±50 ppm

SPECIFICATIONS

Frequency Range	120 MHz to 800 MHz
Input Voltage (Vcc) Input Current Control Voltage (Vc) Storage Temperature Frequency Stability / APR (Min) Temperature Range Standard Stability / Pullability Duty Cycle	B = +3.3 VDC \pm 5% 100 mA Maximum +1.65V \pm 1.5V -55°C to 125°C A = \pm 50 / \pm 50 ppm A = 0°C to 70°C; B = -40°C to 85°C AA = \pm 50 ppm / 0°C to 70°C, Absolute pull range (APR): \pm 50 ppm Minimum 1 = Tristate 60/40% symmetry; 3 = Tristate 55/45% symmetry
Output Load Logic "1" / Logic "0" Level Rise/Fall Time (Tr/Tf) Start-up time Integrated Phase Jitter (RMS) Modulation Bandwidth Linearity / Slope Input Impedance Setability at Fnom, 25°C Tristate Function Enable/Disable Time	50 Ohms to Vcc - 2.0V or Thevenin equivalent, Bias required Vcc - 1.025V Minimum / Vcc - 1.620V Maximum 1 ns Maximum at 20% to 80% Vp-p 5 ms Maximum 2 ps Maximum for fj = 12KHz to 20MHz, at 622.08MHz 12 kHz Minimum at -3 dB ±20% Maximum of best straight line fit / Positive 50 kOhms Minimum, fm < 10KHz +1.65V ±0.4V for 3.3V part Input (Pin#2) High (2.2V Min) or open: Output (Pin#4, #5) active Input (Pin#2) Low (0.4V Max): Output disabled in high impedance 100 ns Maximum
Creating a Part Number Product Seri	VC75P2-622M080-B A A 1 Duty Cycle (see above) Description Temperature Denses A = 0 to 70°C



OUTLINE DRAWING

