

LV-PECL COMPATIBLE OUTPUT VCXO IN CERAMIC LCC PACKAGE - VC75PE Series

FEATURES

- RoHS Compliant (Pb-Free), High Frequencies
- Very Low Phase Jitter with Fundamental Crystal Design
- Leadless Chip Carrier Ultra Small Package with Industry de facto Standard Footprint
- Wide Frequency Pulling Range, No Internal PLL

SPECIFICATIONS

Frequency Range	130 MHz to 200 MHz	
Input Voltage (Vcc) Input Current Control Voltage (Vc) Storage Temperature Frequency Stability / APR (Min) Temperature Range Standard Stability / Pullability Duty Cycle	B = +3.3 VDC \pm 5% 100 mA Maximum +1.65V \pm 1.5V -55°C to 125°C A = \pm 50 / \pm 50 ppm; B = \pm 25 / \pm 50 ppm; C = \pm 50 / \pm 100 ppm; D = \pm 25 / \pm 75 ppm A = 0°C to 70°C; B = -40°C to 85°C; G = -10°C to 70°C AA = \pm 50 ppm / 0°C to 70°C, Absolute pull range (APR): \pm 50 ppm Minimum 1 = Tristate 60/40% symmetry; 3 = Tristate 55/45% symmetry	
Output Load Logic "1" / Logic "0" Level Rise/Fall Time (Tr/Tf) Start-up time Phase Jitter (RMS, 1 Sigma) Modulation Bandwidth Linearity / Slope Input Impedance Setability at Fnom, 25°C Tristate Function Enable/Disable Time	50 Ohms to Vcc - 2.0V or Thevenin equivalent, Bias required Vcc - 1.02V Minimum / Vcc - 1.63V Maximum 1 ns Maximum at 20% to 80% Vp-p 5 ms Maximum 1 ps Maximum for fj = 12KHz to 20MHz 12 kHz Minimum at -3 dB ±20% Maximum of best straight line fit / Positive 50 kOhms Minimum, fm < 10KHz +1.65V ±0.4V for 3.3V part Input (Pin#2) High (> 0.7V) or open: Output (Pin#4, #5) active Input (Pin#2) Low (< 0.3V): Output disabled in high impedance 100 ns Maximum	
Creating a Part Number Product Seri Frequency - Supply Volta		ge: A = 0 to 70°C B = -40 to 85°C G = -10 to 70°C X = Customized Temp Range

Recommended Solder Pad Layout 1.4 MARKING 5.0 ± 0.2 AREA 1 2 3 1.8 2.6 6 5 4 7.0 ± 0.2 Pin 1 Location 5.08 **Pin Connections** 2.54 2.54 #1: Voltage control #2: E/D 2.0 MAX #3: Ground #4: Output #5: Comple-Output #6: Vcc **Dimensions in Millimeters** All dimensions are typical unless otherwise specified